

SYSTEM AND METHOD FOR PREDICTING BURN-IN CONDITIONS

TECHNICAL FIELD OF THE INVENTION

This invention relates generally to the field of semiconductor device burn-in and, more specifically, to a system and method for predicting burn-in conditions or stress conditions for semiconductor devices.

BACKGROUND OF THE INVENTION

Because of continual technological advancements in semiconductor manufacturing, geometries of semiconductor devices are shrinking. Thus, transistor density continues to grow. As process geometries shrink and leakage currents increase, a dramatic increase in device current at burn-in conditions (temperature and voltage) is seen. Burn-in conditions may cause extremely high IDDQ currents, which may create thermal and power issues and could potentially cause thermal runaway on strong material. Thermal runaway is a phenomenon where a device draws more current as it gets hotter, which results in more self-heating and may eventually lead to junction temperatures high enough to melt the package and possibly the test hardware.

New model burn-in ovens facilitate meeting an increased demand for current, but do little to combat the resulting thermal consequences. For example, the AeHR Max 4 ovens only provide temperature control on the oven level. Some expensive oven options allow for individual device temperature monitoring and regulation of fan control to prevent thermal runaway, except these ovens are expensive and do not facilitate optimal burn-in conditions. Consequently, common temperature set points must be found that will accommodate a wide range of potential device current needs.

SUMMARY OF THE INVENTION

According to one embodiment of the invention, a method for predicting burn-in conditions includes identifying a baseline IDDQ, a baseline temperature, and a baseline IDDQ current density based on a plurality of existing burn-in data for one or more existing devices, determining a theoretical IDDQ current density for a device, determining a ratio of the theoretical IDDQ current density to the baseline IDDQ current density, determining a theoretical process metric for the device at the baseline temperature based on the ratio and the baseline IDDQ, measuring a process metric for an actual device, comparing the process metric for the actual device and the theoretical process metric for the device, and determining an actual burn-in temperature for the actual device based on the comparison.

Some embodiments of the invention provide numerous technical advantages. Other embodiments may realize some, none, or all of these advantages. For example, in one embodiment, correct burn-in conditions for a new device may be ascertained without having to rely on experimental data. This may be especially important for application specific integrated circuits, in which the volume of devices manufactured is relatively small. Because process geometries are continually shrinking, having correct burn-in conditions potentially increases yield by eliminating the possibility of thermal runaway on strong material.

Other technical advantages are readily apparent to one skilled in the art from the following figures, descriptions, and claims.

BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the invention, and for further features and advantages, reference is now made to the following description, taken in conjunction with the accompanying drawings, in which:

5 FIGURE 1 is a graph illustrating the relationship between process metric and IDDQ at different burn-in temperatures for devices according to one embodiment of the present invention; and

 FIGURE 2 is a flowchart illustrating a method for predicting burn-in conditions according to one embodiment of the present invention.

DETAILED DESCRIPTION OF EXAMPLE EMBODIMENTS OF THE INVENTION

Example embodiments of the present invention and their advantages are best understood by referring now to FIGURES 1 and 2 of the drawings, in which like numerals refer to like parts.

5 FIGURE 1 is a graph 100 illustrating the relationship between a process metric 102 and a quiescent current draw ("IDDQ") 104 at different burn-in temperatures 106 for semiconductor devices according to one embodiment of the present invention. The particular process metric illustrated in FIGURE 1 is N2P. However, this process metric is used for example purposes only. The present invention contemplates any
10 suitable process metric. As is well known in the semiconductor industry, the process metric may change from chip-to-chip depending on the design of the chip. IDDQ 104 is expressed in FIGURE 1 as mA, but may be expressed in other suitable units. The IDDQ of a particular chip is the amount of current running through the chip in a quiescent state when there is no input signal applied thereto. Burn-in temperature 106
15 is illustrated in FIGURE 1 as being expressed in degrees Celsius, but may be expressed in other suitable temperature units.

As illustrated in FIGURE 1, IDDQ 104 rises exponentially with process metric 102. This exponential relationship becomes greater as burn-in temperature 106 increases. Because of continual technological advancements in semiconductor device
20 manufacturing, geometries of semiconductor devices are shrinking. As process geometries shrink, leakage currents increase. Thus, a dramatic increase in device current at burn-in conditions is seen. Burn-in conditions may cause extremely high IDDQ currents, which may create thermal and power issues and could potentially cause thermal runaway. Thermal runaway is a phenomenon where a semiconductor
25 device draws more current as it gets hotter, which results in more self-heating and may eventually lead to junction temperatures high enough to melt the package and possibly the test hardware. Thus, as illustrated by FIGURE 1, a max IDDQ, as indicated by reference numeral 108, generally represents the maximum IDDQ that a particular semiconductor device can experience before potentially going into thermal
30 runaway. Therefore, as process metric 102 of a particular device increases, the burn-

in temperature 106 for that particular device needs to decrease to avoid thermal runaway or problem.

Therefore, according to the teachings of one embodiment of the present invention, a method is disclosed for predicting the correct burn-in temperature for a particular device for which there is no experimental burn-in data. An example embodiment of such a method is illustrated and described below in conjunction with the flowchart of FIGURE 2. Although this detailed description discusses burn-in of semiconductor devices, any suitable stressing of semiconductor devices is contemplated by the present invention. Correctly ascertaining the burn-in temperature for a new semiconductor device without having to rely on experimental data may be advantageous, especially for relatively low volume parts such as application-specific integrated circuits ("ASICs"). Having the correct burn-in temperature for new semiconductor devices in which the process geometries are smaller than previous geometries potentially increases yield by eliminating the possibility of thermal runaway, especially in high leakage material.

FIGURE 2 is a flowchart illustrating an example method for predicting burn-in conditions according to one embodiment of the invention. The example method begins at step 200 in which a plurality of baseline conditions are identified. In this illustrated embodiment, the baseline conditions identified are a baseline IDDQ, a baseline temperature, and a baseline IDDQ current density. Other suitable baseline conditions are contemplated by the present invention, such as a baseline process metric, a baseline voltage, and a baseline change in temperature per change in process metric. These baseline conditions are identified based on a plurality of existing burn-in data for one or more existing semiconductor devices. The greater number of devices, the better accuracy that may be obtained for the baseline conditions. Any suitable statistical analysis, such as a regression analysis, may be utilized to determine the baseline conditions.

For example, according to one embodiment of the invention, a plurality of process metrics, a plurality of burn-in temperatures, and a plurality of burn-in voltages for respective semiconductor devices are plotted on a graph. Then a regression analysis (or other statistical analysis) is utilized to express the baseline IDDQ as a

function of a baseline process metric, a baseline burn-in temperature, and a baseline burn-in voltage. In a particular embodiment of the invention, the baseline IDDQ may be expressed as follows: $\text{baseline IDDQ} = 10^{[w+x(V)+y(T)+z(N2P)]}$, where V = the baseline voltage; T = the baseline temperature; and N2P = the baseline process metric.

5 The present invention contemplates the baseline IDDQ being expressed in other forms depending on the type of burn-in data utilized for the baseline conditions.

Based on existing ASICs, burn-in data for these devices were utilized to obtain the following specific baseline conditions. A baseline process metric of 1350, a baseline burn-in temperature of 105°C, a baseline IDDQ of 300 mA, a baseline IDDQ

10 current density of 0.11, and a baseline change in temperature per change in process metric of 10°C per one hundred process metric. Again, other suitable baseline conditions may be utilized within the teachings of the present invention. For example, depending on the type of risk that is willing to be taken, the change in burn-in temperature per change in process metric may be anywhere from 10-15°C. The

15 baseline voltage utilized in this example embodiment is 1.7 volts; however, other suitable baseline voltages may also be utilized.

After the baseline conditions are identified, a burn-in temperature for a new semiconductor device or a semiconductor device that has not been burned-in before may be determined by the following steps. At step 202, a theoretical IDDQ current

20 density for a particular device is determined. This may be based on design information for that device and may be estimated using any suitable estimation tools. A ratio of the theoretical IDDQ current density to the baseline IDDQ current density is determined at step 204. Based on this ratio and the IDDQ equation identified above in the baseline conditions, a theoretical process metric for the device at the baseline

25 temperature is determined, as indicated by step 206. Referring to the equation as indicated above as an example, the baseline voltage, baseline temperature, and baseline IDDQ are known and because of the ratio it is known whether or not to reduce or increase the baseline IDDQ based on the ratio of the theoretical and baseline current densities, as determined at step 204. The only unknown is the theoretical

30 process metric. The equation may then be solved to determine the theoretical process

metric for the device. Thus, the process metric and burn-in temperature for the particular device is theoretically known.

Finally, to determine the correct burn-in temperature for an actual device, a process metric for an actual device is measured at step 208. This measuring may be done with varying levels of granularity. For example, the measuring may include averaging a plurality of process metrics for respective actual devices formed on a single wafer or a plurality of wafers of a particular lot. Other suitable measurements may also be utilized, such as measuring specific zones of a wafer, or taking the maximum process metric of a particular wafer or wafer lot.

A difference between the process metric of the actual device and the theoretical process metric for the device that was determined in step 206 is determined at step 212. The baseline temperature is adjusted to an actual burn-in temperature if the difference exceeds a predetermined difference, as indicated by step 214. Thus, the correct burn-in temperature may be identified for the actual device based on the theoretical process metric and baseline burn-in temperature. For example, as indicated above, a change in burn-in temperature per change in process metric may be found to be approximately 10°C per a change of one hundred process metric. If the process metric for the actual device was found to be 1250 and the theoretical process metric for the device was determined to be 1350, then the burn-in temperature may be increased by 10°C from 105°C to 115°C. Conversely, if the process metric for the actual device was one hundred more than the theoretical process metric, then the burn-in temperature may be reduced by 10°C to 95°C. The actual burn-in temperatures for particular devices may then be stored in a database, as indicated by 216, so that burn-in personnel can easily retrieve the burn-in temperature for a particular device, wafer, or lot of wafers with the assurance that problems such as thermal runaway will not occur during burn-in.

Although embodiments of the invention and their advantages are described in detail, a person skilled in the art could make various alterations, additions, and omissions without departing from the spirit and scope of the present invention, as defined by the appended claims.